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This paper describes the capabilities of the
Hardware Command Decode (HCD) application
specific integrated circuit (ASIC) developed for
the Cassini spacecraft. The ASIC is used on the
spacecraft in the Command and Data
Subsystem computer to receive and decode
uplink commands. The ASIC receives a serial,
digital data stream of uplink data from the
antenna receiver electronics. Implemented in
the ASIC is the "receiving end coding layer"
specified in the Consultative Committee for
Space Data Systems (CCSDS) Telecommand
standard. The CCSDS Telecommand standard
is a widely used, international standard. The
ASIC also supports direct ground control of up to
32 relays and 24 discrete outputs via Virtual
Channel 0 commands.
These relays and
discrete outputs allow ground control of critical
functions independent of the flight software. The
fact that the ASIC also contains a variety of
additional features unrelated to uplink that are
often needed in spacecraft data systems makes
this ASIC particularly useful. The ASIC.
produced in Honeywell's RICMOS technology, is
radiation hard, single event upset hard, and
highly reliable (Class S). The use of space
qualified ASICs is an enabling technology for
small satellites. ASICs such as the HCD ASIC,
which implement part of the CCSDS downlink
standard, are expected to have broad
applications in small, commercial satellites.
Introduction
The following topics are addressed in this paper:
(1) Uplink Data Decoding: The uplink data
format, data decoding, and error detection
and correction functions performed by the
ASIC are described in detail.
(2) Critical Enables: The decoding of Virtual
Channel 0 commands by the hardware
and control of the Critical Enables is
described.
(3) Fault Detection Features: A variety of
functions performed by the ASIC that are
independent of uplink, but are often
needed in spacecraft data systems, are
described.

(4) User Interfaces:
A overview of the
interface to the spacecraft uplink receiver
electronics and the host computer is
given.
(5) Implementation Description: The ASIC's
key performance parameters and the
integration of the ASIC into the host
subsystem is discussed.
(6) Development Status:
The current
development status of the ASIC is
described.
(7) Related ASICs: A brief description of
three other ASICs developed for use in
the Cassini Command and Data
subsystem is provided.
These three
ASICs, along with the HCD ASIC and a
processor, perform uplink, downlink, and
spacecraft inter-communications.

(1) Uplink Data Decoding
The primary function performed by the HCD
ASIC is to decode the uplink data stream which
is formatted in accordance with the CCSDS
Telecommand standard. The ASIC receives
serial, digital uplink data from the uplink receiver
on the spacecraft. The uplink data stream is
composed of three data structures, which are
described below.
Acquisition Sequence:
The Acquisition
Sequence is an alternating patterns of ones
and zeros, starting with either a one or a
zero. It is used at the start of an uplink
session to allow the uplink receiver to
"lock" onto the data stream. The HCD
ASIC requires that this pattern be a
minimum of two bytes in length.
Command Link Transmission Unit (CLTU):
The CLTU contains the actual data being
sent to the spacecraft. The format of the
CLTU is discussed below.
Idle Sequence: The Idle Sequence is an
alternating pattern of ones and zeros. It
allows the uplink receiver to maintain lock
in the absence of CLTUs.

I
Tail Sequence is used by the ASIC to
identify the end of a CLTU.

A CL TU is composed of three fields, as shown in
Figure 1. Each field is described below.
Start Seauence:
The Start Sequence
consists of 16 bits and has the value EB90
hex if the data polarity is positive, and
146F hex if the data polarity is negative
(data polarity is discussed later in this
The ASIC uses the Start
section).
Sequence to identify the beginning of a
CLTU.

Polarity Ambiguity Resolution
Because the uplink data received by the HCD
ASIC may be inverted or non-inverted, the ASIC
performs polarity ambiguity resolution on the
data. When the Start Sequence is 146F hex, the
polarity of the data is negative and all
subsequent data received will be inverted by the
ASIC before being written into software buffers.
When the Start Sequence is EB90 hex, the
polarity is positive and therefore no inversion is
needed.

TeleCommand Transfer Frame(s):
The
CLTU may contain several TeleCommand
(TC) Transfer Frames. Each TC Transfer
Frame consists of several TC Codeblocks.
Each TC Codeblock consists of 56
information bits, 7 check bits and 1 fill bit,
as shown in Figure 2. The check bits are
generated using a (63,56) modified BoseChaudhuri-Hocquenghem (BCH) code.
This code is specified in the CCSDS
TeleCommand standard.

"Enhanced" Start Sequence
The ASIC also has two user-selectable modes of
operation that can be used to determine the start
of a CLTU. In one mode, the ASIC uses only
the Start Sequence to determine the start of a
CLTU. In the second mode, the ASIC uses an
"enhanced" start sequence to detect the start of
The Enhanced Start Sequence
a CLTU.
contains an Acquisition Sequence (minimum two
bytes long) and then the Start Sequence. Using
the Enhanced Start Sequence reduces the
probability of the ASIC mistakenly detecting the
start of a CLTU in a stream of random data.

Tail Sequence:
The Tail Sequence
consists of 64 bits and has the value 5555
5555 5555 5555 (hex) if the data polarity is
positive, and AAAA AAAA AAAA AAAA
(hex) if the data polarity is negative. The

Start
Sequence
(EB90 or
146F hex)
(2 bytes)

TeleCommand Transfer Frame(s)
(in TC Codeblock format)

Tail
Sequence
(5's or A's)
(8 bytes)

Figure 1: Command Link Transmission Unit (CLTU) Format

Information Field

Error Control Field
7 Parity
, 1 Fill
Check Bits ' Bit

56 TC Data Bits

Figure 2: Telecommand Codeblock Format
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Error Detection and Correction
As described earlier, each Codeblock contains
seven parity check bits, which allow error
detection and correction to be performed on the
Codeblock. The ASIC has two modes of error
handling, which is user selectable. In one mode,
single errors are corrected, and double bit errors
are detected. In the other mode, single, double,
and triple bit errors are detected, but there is no
correction. If the uplink channel is very noisy,
the user may want to have triple bit error
detection. If the uplink channel is not very noisy,
the user may prefer to have single bit error
correction.

Software Interface
The HCD ASIC contains two data buffers which
are used to pass the uplink data to the software.
Each data buffer consists of four 16 bit registers.
Thus, each data buffer can hold one 64 bit
Codeblock. At any point in time, one buffer is
the active buffer that the ASIC is writing data
into, while software is reading data from the
other buffer. The ASIC also contains a status
register which allows software to determine
which buffers are full, if the buffers have been
overrun, if the receiver is in lock, jf any errors
have been detected in the data, and other status.
The ASIC can also be programmed to interrupt
the host processor whenever it fills a buffer.

TC Transfer Frame Format
The TC Transfer Frame in the CLTU consists of
a Frame Header, Frame Data Field, and an
optional Checksum, as shown in Figure 3.
Figure 3 also illustrates how the various levels of
data formatting fit together. The format of the
Frame Header will be discussed in more detail in
the next section.

Data Decoding Operation
The state diagram in Figure 4 illustrates the data
decoding operation of the ASIC. As will be
discussed in the User Interface section, the HCD
ASIC receives a LOCK signal from the
spacecraft uplink receiver. When the LOCK
Signal is asserted, it indicates that the input data
to the ASIC is valid data. When the LOCK
signal is deasserted, it indicates that the data is
not valid and so the ASIC ignores the data.
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ACQUISITION
SEQUENCE
(5555h or AAAAh)
(2 bytes)

START
SEQUENCE
(EB90h or 146Fh)
(2 bytes)

CODEBLOCK
DATA
(7 bytes)

FRAME
HEADER
(6 bytes)

CODEBLOCK

CHECK FILL
BITS
BIT
(7 bits) (1 bit)

TAIL
SEQUENCE
(5's or A's)
(6 bytes)

TC TRANSFER FRAME
(IN CODEBLOCKS)

CHECK FILL
BITS
BIT
(7 bits) (1 bit)

DATA
(7 bytes)

FRAME DATA FIELD
(246 bytes max)

Figure 3: TC Transfer Frame Format
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CODEBLOCK
DATA
(7 bytes)

• • •

CHECKSUM

(optional)
(2 bytes)

I
volatile discrete outputs via Virtual Channel 0
Transfer Frames. These relays and discrete
outputs, referred to as Critical Enables, allow the
ground to control critical hardware functions
independent of flight software.

The uplink data decode function in the HCD
ASIC operates as follows. Whenever the LOCK
signal is deasserted, the ASIC transitions to the
Inactive State and ignores the uplink data
stream. Once the LOCK signal is asserted, the
ASIC transitions to the Search State and starts
searching through the uplink data stream for the
Start Sequence. Once the Start Sequence is
detected, the ASIC transitions to the Decode
State and starts decoding Codeblocks. When a
Codeblock is received, error detection and
correction is performed and then Codeblock is
placed in a data buffer that can be accessed by
software.
When a Codeblock with an
uncorrectable error is decoded, the ASIC
transitions back to the Search State and starts
searching for the Start Sequence. Since the Tail
Sequence contains an uncorrectable error, it
forces the ASIC back into the Search State.

The virtual channel number is specified in the
Transfer Frame Header. The Frame Header
format is shown in Figure 5.
The Virtual
Channel 10 bits are used to logically multiplex a
single physical telecommand data channel into
64 logical channels. The ASIC imposes two
restrictions on the use of these channels:
(1) Virtual Channel 0 is reserved for
"hardware commands", which toggle the
Critical Enables.
(2) When using Virtual Channel 0, the CLTU
may contain only one Transfer Frame.
Once the ASIC detects a Start Sequence, it then
checks the Virtual Channel 10 bits in the Frame
Header in the first TC Transfer Frame. When a
Virtual Channel 0 Transfer Frame is detected,
the ASIC checks that the Spacecraft 10 bits and
some of the other bits in the Frame Header are
correct. If they are correct, the ASIC then writes
to the Critical Enables specified in the Frame
Data Field, and places the Codeblock in the
software data buffer.
When a non-Virtual
Channel 0 Transfer Frame is detected, the ASIC
simply places the Codeblock in the software data
buffer without checking any of the other bits in
the Frame Header.

It should be noted that except for Virtual Channel
o commands (which are discussed in the next
section), the format and contents of the data in
each Codeblock is a "don't care" to the ASIC.
Software must fetch the Code block from the
data buffers and perform the necessary format
checks and data interpretation.

(2) Critical Enables
The HCD ASIC allows the ground to directly
control up to 32 non-volatile relays and 24
r········································~·~~·~·:;~·~·~;

.............................

..............................................]

~~:~.~.:~~~.~~~

asserted

detected'

LOCK signal
deasserted
:..................".........................................................................................................................................................................................................................................................................................................................................................J

Figure 4: Data Decoding
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three of them user definable, to produce
a reset of the host subsystem.

The user can set the spacecraft ID via ten input
pins on the ASIC. Anywhere from one to eight
Critical Enables can be set with a single Transfer
Frame. The ASIC contains a mask bit for each
Critical Enable. The mask bits are controlled
from the ground via Virtual Channel 0
commands.
The ground can allow flight
software control of a Critical Enable via the
mask bits.

(4) Eight discrete inputs and eight discrete
outputs are available which support the
exchange of system "health" and other
information between redundant systems.
(5) Start-up PROM interface: The ASIC also
provides a software interface to start-up
PROM. The interface supports up 64
kwords (16 bit words) of PROM. The
ASIC was designed to interface with the
Harris HS6617-RH 8kx8 PROM or
equivalent.
The ASIC also provides
single bit error correction, double bit
error detection on the PROM data.

(3) Fault Detection Functions
The HCD ASIC provides a variety of fault
detection-related functions independent of uplink
that are often needed in spacecraft data
All of these fUnctions operate
systems.
independently, and the user has the option of
either using or disabling each function. Each
function is briefly described below.

(4) User Interfaces
Two of the primary interfaces in the HCD ASIC
are the uplink receiver interface, and the InterSubassembly Bus (IS8) interface.
Each is
described below.

(1) A 'sophisticated" watchdog timer:
Software must write three specific data
words to three specific, non-contiguous
addresses within a fixed amount of time,
or a system reset will be issued.

Uplink Interface
The HCD ASIC interface to the uplink receiver is
a serial, syncbronous, digital interface. The
HCD ASIC receives three signals from the uplink
receiver:
(1) The LOCK signal indicates if the uplink
receiver is in lock and producing valid
data. The ASIC only decodes the uplink
data when the LOCK signal is asserted;
when the LOCK signal is deasserted, the
ASIC ignores the data.
(2) The CLOCK signal is used to clock in the
data.
(3) The DATA signal consists of serial, NRZ
data. The ASIC can support an uplink
data rate of up to 200,000 bits per
second.

(2) Interrupt control support: The ASIC has
eight input pins that can be connected to
generic interrupt sources by the user.
The eight inputs are logically ORed
together to produce a single interrupt
that can be connected to the host
processor. The ASIC contains registers
which allow software to determine the
source of the interrupt, to clear the
interrupt, and to individually mask each
interrupt source.
(3) Reset control: The reset control function
allows up to six different reset sources,

VERSION
NUMBER

(2 bits)

BYPASS
FLAG

(1 bil)

CONTROL. SPARE
COMMANC
FLAG
(1 bit)

(2 bits)

SPACE
CRAFT

10
(10 bits)

VIRTUAL.
CHANNEL.

FRAME FRAME
LENGTH SEQ
NUMBER

(2 bits)

(8 bits)

10
(6 bits)

Figure 5: Frame Header Format
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SPARE

(8 bits)

The uplink interface is illustrated in Figure 6.

interlocked asynchronous, multi-master bus.
The HCD ASIC acts only as a slave on the bus.
The bus protocol is shown in Figures 7 and 8
below.

Inter-Subassembly 8us (158) Interface
The HCD ASIC communicates to the host
processor via the 158 bus. All of the registers in
the ASIC, as well as the start-up PROM, are
accessible via the 158. The 158 is a custom bus
developed at JPL. It is a 16-bit, parallel, fully-

A space-qualified field programmable gate array
(FPGA) is currently under development at JPL
for the Mars Pathfinder spacecraft which will
allow the ASIC to interface to a VME bus. The
FPGA acts as a translator between the 158 and
VME buses.

LOCK

_ _ _ _ _ _..1

I
I
I
I

L

In Lock

CLOCK - - - - - - - ,

o

DATA

1

1

o

1

Figure 6: Uplink Interface

ADDRESS(20:0), AP _ ...._ .....
(driven by Master)
DATA(15:0),DP
(driven by Master)

Valid

Valid

READM'RITEn
(driven by Master)
Address Valid (ADVn)
(driven by Master)
Data Transfer Aoknowledge
(DTACKn)
(driven by Slave)

Figure 7: ISB Write Cycle
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ADDRESS(20:0), AP _--..._......
(driven by Master)

Valid

DATA(15:0), DP
(driven by Slave)
READIVIIRITEn
(driven by Master)
Address Valid (ADVn)
(driven by Master)
Data Transfer Acknowledge
(DTACKn)
(driven by Slave)
Figure 8: ISS Read Cycle

(5) Implementation Description
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externally. An external decoder chip is
also required to generate the chip selects
for the PROMs.
(3) Since all of the ASIC outputs have 6 mA
drivers, external drivers are typically not
required. However, when driving a large
capacitive load, external buffering may be
required.

The HCD ASIC is implemented in Honeywell's
RICMOS, 1.2 micron process. The ASIC is a
Class S part produced on Honeywell's QML line.
Some of its key
It contains 25,000 gates.
performance parameters are shown in Table 1.
The ASIC requires very few external support
chips in order to function. Those support chips
that are required are described below:
(1) The Critical Enable relays must be
provided external to the ASIC. Also, the
ASIC provides only digital outputs with 6
mA drive capability to control the Critical
Enable relays. Therefore, drive circuits
for the relays are also required.
(2) If the start-up PROM capability is used,
then the PROM chips must be provided

Operating Voltage
Operating Temperature
Total Dose Radiation Hardness
Single Event Upset Rate
Dynamic Power Consumption
Single Event Latch-up
Clock Frequency
Stuck-At Fault Coverage
Package fype

(6) Development Status
Initially, a Field Programmable Gate Array
(FPGA) version of the ASIC was developed and
integrated into the subsystem. Testing of the
FPGA design has been successfully completed.
The FPGA design has been operating for more
than 18 months.

KEY PERFORMANCE PARAMETERS
4.5 to 5.5 Volts
-55 to +125 vC
>1 Mrad (Si)
0.17 upsets/Year (Qalactic cosmic ray environment)
100 mW (maximum)
."
No latch-up @ LET=12
12 MHz
>98.5%
256 pin leaded flat pack
Table 1: Key Performance Parameters
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telemetry data and formats it into a downlink
frame. It also contains a Timing Unit which
provides spacecraft time.
The SSRIU ASIC
provides software with an interface to a Solid
State Recorder.
The XBA ASIC works in
conjunction with the UTMC BCRTM chip to act
either as a 1553B RT or BC. The XBA ASIC
provides software with a simple interface to the
1553B bus. All of the ASICs communicate with
the processor via the ISB bus. The development
status of the RSDL. SSRIU. and XBA ASICs is
the same as that of the HCD ASIC.

After testing of the FPGA design was completed,
a proof-of-design (POD) ASIC was built at
Honeywell. The POD ASIC is identical to the
ASICs that will be flown in space, except for a
reduced level of screening. Testing of the POD
ASICs in the subsystem was completed in July,
1994.
Fabrication of the flight ASICs is
underway at Honeywell. Flight HCD ASICs will
be delivered to JPL in December. 1994.

(7) Related ASICs
As shown in Figure 9, besides the HCD ASIC,
three other ASICs have been developed for the
Cassini spacecraft which implement generic
functions required in all spacecraft Command
and Data subsystems.
The RSDL ASIC
supports the CCSDS Packet Telemetry protocol.
It performs Reed-Solomon encoding on the

The HCD. RSDL, SSRIU. and XBA ASICs are
also being used on the Mars Pathfinder
spacecraft. which has a processor with a VME
interface. A small FPGA is being developed on
that project which provides a translator between
the ISB and VME buses.

From Uplink
Receiver

To Downlink
Transmitter

1

1

HCD ASIC

RSDLASIC

(uplink)

PROCESSOR

To/From
Engineering
Su?systems,
SCience
Instruments

To/From
Solid State
Recorder

(downlink)

I -------'-t"'---"""
I
I-----......
ISB

XBAASIC

XBAASIC

(1553B
Remote
Terminal)

(1553B
Bus
Controller)

SSRIU ASIC
(Solid State
Recorder ifF)

1553B Bus

Figure 9: Cassini Command and Data Subsystem Block Diagram
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Conclusion
The HCD ASIC provides the user with a valuable
link between the digitized uplink data produced
by the uplink receiver, and flight software which
must process that data. The fact that the ASIC
adheres to the CCSDS uplink standard makes it
particularly useful. The ASIC's high reliability
(Class S) and radiation hardness should meet
any user's needs.
Functioning ASICs are
currently operating in hardware and software
testbeds at JPL and flight ASIC fabrication is
underway. The ASICs IS8 interface is a generic
interface that the user can adapt to operate on a
variety of buses. The HCD ASIC, along with
three other ASICs developed for the Cassini
spacecraft and a processor, can provide the user
with a complete Command and Data subsystem.
ASIC development is a high cost and high risk
task that should be avoided when possible
through the use of off-the-shelf ASICs, such as
the HCD ASIC.
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